We designed and operated a 9-bit single-flux-quantum (SFQ) digital-to-analog converter (DAC). SFQ pulse-frequency modulation (PFM) was employed for generation of variable quantum output voltage, where a 9-bit variable pulse number multiplier and a 100-fold voltage multiplier were the key components. Test chips were fabricated using a Nb Josephson integration technology. Arbitrary voltage waveforms were synthesized with the maximum voltage of 2.54 mV. For ac voltage standard applications, relationships between the DAC resolution and the synthesized waveform frequency are discussed.
Introduction
Besides ultra-fast digital applications, single-flux-quantum (SFQ) circuitry has been developed for quantum voltage generators [1] [2] [3] [4] . The average output voltage of SFQ circuitry is defined by the number of SFQs passing through Josephson junctions per unit time, that is, the ac Josephson effect. We have been developing a 6-bit, 0.25-mV SFQ digital-to-analog converters (DACs) [5] based on SFQ pulse-frequency modulation (PFM) [2] . Voltage generation of quantum accuracy is applied to voltage standard applications as well as calibration of white noise measurement systems for Johnson noise thermometry [6] .
In this paper, we describe our recent design and operation of a 9-bit, 2.5-mV SFQ-PFM DAC [7] . Relationships between the DAC resolution and the frequency of synthesized sinusoidal waveforms are also discussed. Figure 1 shows a CAD layout of the 9-bit SFQ-PFM DAC with the measurement configuration. The SFQ-PFM DAC comprises a 9-bit variable pulse number multiplier (V-PNM) and a 100-fold voltage multiplier (VM). The V-PNM has been designed using the digital RSFQ cell library referred to as the CONNECT library [8, 9] , whereas the VM has been developed from the double-flux-quantum amplifier (DFQA) [10] [11] [12] . The total number of Nb/AlO x /Nb Josephson junctions is 1544.
Design and fabrication of a 9-bit SFQ-PFM DAC
The operation of the SFQ-PFM DAC is as follows. The reference RF signal is converted to an SFQ pulse train at the dc/SFQ converter (not explicitly shown in Fig. 1 ). Each SFQ pulse is multiplied by m(t) (a variable integer between 2 0 and 2 9 ) at the 9-bit V-PNM, where the multiplication factor m(t) is controlled using a code fed from a room temperature code generator. Then, the multiplied SFQ pulse train is transferred to the 100-fold VM comprising 99 DFQA cells. The final output voltage V out is expressed as 100m(t) 0 f Ref , where 0 and f Ref are an SFQ and the frequency of the reference RF signal. In this work, the maximum repetition frequency of the V-PNM, i.e., the maximum oscillation frequency of the ring oscillator (RO) in the V-PNM is designed to be 12.3 GHz [5] , resulting in the maximum f Ref of 24.0 MHz (= 12.3 GHz / 2 9 ) and the maximum V out of 2.54 mV. Test chips were fabricated using the standard Nb/AlO x /Al Josephson integration process of the National Institute of Advanced Industrial Science and Technology (AIST), Japan, referred to as the AIST-STP2. The nominal critical current density J c is 25 A/ m 2 .
Results
In measurements, test chips were cooled in liquid helium with a two-layer magnetic shield of -metal cans. An analog signal generator (Rohde & Schwarz SMC100A) and a data pattern generator (Tektronix DG2020A) were used for generating the reference signal (Ref) and a 9-bit digital code with one synchronization bit, respectively. Waveforms were monitored on a digital oscilloscope (Tektronix DPO4104) via a differential preamplifier (Stanford Research SR560).
By programming the 9-bit digital code, the DAC synthesized arbitrary voltage waveforms. Prior to waveform synthesis, we checked if the multiplication factor m(t) of the 9-bit V-PNM correctly updated according the digital code, for which we used an SFQ pulse scaler comprising serially-cascaded eight toggle flip-flops with an SFQ/dc converter. Figure 2 presents two examples of synthesized voltage waveforms. A five-level triangle waveform shown in Fig. 2(a) is realized by using m(t) of 1, 128, 256, 384, and 512. Figure 2(b) shows a stepwise-approximated quasisinusoidal waveform of 100 Hz, where 230 among 512 levels of m(t) are used. The maximum frequency of a 230-leveled quasi-sinusoidal waveform is calculated to be 46.9 kHz, which will be discussed below. A saw-tooth and other waveforms have been demonstrated [7, 13] . The voltage waveforms in Fig. 2 were acquired through the differential preamplifier, and hence, they were not of quantum accuracy. We measured the output voltages for five m(t) levels of 1, 128, 256, 384, and 512, which were the same as shown in Fig. 2(a) , by means of a digital multimeter (DMM) (Keithley 2010). The results are tabulated in Table 1 . It is confirmed that the difference between the theoretical and measured voltage is less than 4 V, whereas the minimum relative difference is as small as -0.004%. Operation errors in the V-PNM and/or VM could make difference from the theoretical value, although we have not quantitatively determined them. Improvements of measurement setup with less noises would be necessary for further evaluation of accuracy.
Relationship between DAC resolution and frequency of synthesized quasi-sinusoidal waveform
Among several techniques of ac Josephson voltage standards, RSFQ DACs are expected to realized ac voltage signals of relatively high frequencies. In this section, we discuss the relationship between the DAC resolution and the frequency of synthesized sinusoidal waveform.
We assume that a DAC is of SFQ-PFM type and that one period of a sinusoidal wave is divided into 2 K steps for a DAC of K-bit resolution , is the maximum frequency of the synthesized sinusoidal waveform, F max , which is plotted as functions of K in Fig. 3(a) for four f RO values. The resolution and f RO in the present work are 9 bits and 12.3 GHz, respectively, resulting in F max of 46.9 kHz. We may predict future performance of SFQ-PFM DACs from Fig. 3(a) . If we assume the 10-bit resolution and f RO of 100 GHz, F max becomes 95.4 kHz, slightly lower than 100 kHz.
From the viewpoint of VM operation, it should keep up with the maximum derivative of synthesized sinusoidal waveforms. The maximum derivative is expressed as 2 F max A for the sinusoidal waveform Asin(2 F max t), where A is the half amplitude. In SFQ-PFM DACs, A is expressed as N 0 f RO /2, where N is the multiplication factor of the VM. On the other hand, the multiplication factor N is realized using (N 1) stage DFQA cells. The slew rate SR is then expressed as N 0 f RO /{(N 1) }, where is the time duration for SFQ propagation through one DFQA cell. Finaly, we obtain F max = SR/2 A = 1/{ (N 1) }. 
Conclusion
We presented the 9-bit, 2.54-mV SFQ-PFM DAC fabricated using the Nb integration technology. The 9-bit V-PNM and the 100-fold voltage multiplier were the key components. Arbitrary voltage waveforms were synthesized with the maximum voltage of 2.54 mV. The relationships between the V-PNM resolution (the number of bits) and the synthesized sinusoidal waveform frequency were discussed. The relationship between the VM multiplication factor and the synthesized sinusoidal waveform frequency was also derived. 
